

Brief Report

Efficient Addition Circuits Using Three-Gate Reconfigurable Field Effect Transistors

Fanny Spagnolo ¹, Pasquale Corsonello ¹, Fabio Frustaci ¹ and Stefania Perri ^{2,*}

¹ Department of Informatics, Modeling, Electronics and System Engineering, University of Calabria, 87036 Rende, Italy; f.spagnolo@dimes.unical.it (F.S.); p.corsonello@unical.it (P.C.); f.frustaci@dimes.unical.it (F.F.)

² Department of Mechanical, Energy and Management Engineering, University of Calabria, 87036 Rende, Italy

* Correspondence: s.perri@unical.it; Tel.: +39-0984494765

Abstract: Reconfigurable FETs (RFETs) are widely recognized as a promising way to overcome conventional CMOS architectures. This paper presents novel addition circuit intentionally designed to exploit the ability of RFETs to operate efficiently on demand as n- or p-type FETs. First, a novel Full Adder (FA) is proposed and characterized. A comparison with other designs shows that the proposed FA achieves a worst-case delay and a dynamic power consumption of up to 43.5% and 79% lower. As a drawback, in terms of the estimated area, it is up to 32% larger than the competitors. Then, the new FA is used to implement Ripple-Carry Adders (RCAs). A 32-bit adder designed as proposed herein reaches an energy–delay product (EDP) $\sim 25.7\times$ and $\sim 141\times$ lower than its CMOS and the RFET-based counterparts.

Keywords: reconfigurable FET; low-power binary adders; energy efficiency; digital circuits



Citation: Spagnolo, F.; Corsonello, P.; Frustaci, F.; Perri, S. Efficient Addition Circuits Using Three-Gate Reconfigurable Field Effect Transistors. *J. Low Power Electron. Appl.* **2024**, *14*, 24. <https://doi.org/10.3390/jlpea14020024>

Academic Editor: Alex Yakovlev

Received: 15 February 2024

Revised: 4 April 2024

Accepted: 12 April 2024

Published: 14 April 2024



Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

With the phenomenal development of intelligent systems, the demand for innovative and efficient technological supports is rapidly increasing, but CMOS technology is quickly approaching its limits [1,2]. Among the alternative technologies that emerged to address “Beyond CMOS”-era challenges, special attention has been focused on RFETs [3–11]. They can be reversibly reconfigured at runtime to operate as n- or p-type transistors. Moreover, since RFETs are fully compatible with traditional CMOS fabrication processes, they enable new design paradigms and allow for the extension of the usage of microelectronic systems and architectures to applications domains which are currently not affordable.

It is well known that logic and arithmetic circuits are crucial to satisfying design specifications at the system level, especially in terms of energy efficiency. Therefore, several attempts have been made to utilize RFETs to either design multifunctional circuits or to implement static functionalities with reduced complexities. The first approach leads to circuits that can be dynamically reconfigured to switch during runtime between different functionalities. On the contrary, the second approach reduces the number of devices utilized. In both cases, RFET-based designs exhibit reduced power consumption and/or computational delay [11–22] with respect to their conventional counterparts.

This paper first presents and characterizes a novel Full Adder (FA). It exploits a new implementation of the Majority Gate (MG) function that improves computational delay, static and dynamic power consumption, and area occupancy with respect to the RFET-based FA presented in [11] and the conventional mirror FA [23].

Then, Ripple-Carry Adders (RCAs) are designed at a bit-width ranging from 4 to 32 bits. The obtained results clearly show that the New RCAs (NRCAs) proposed here offer several advantages. As an example, the 32-bit NRCA uses 418 RFETs, achieves a worst-case delay of 622.7 ps, and, when performing the most time-critical addition, consumes a dynamic energy of only 0.24 fJ. On the contrary, the conventional CMOS 32-bit RCA utilizes

savings, thus improving the energy–delay trade-off. The circuits and results presented in the following sections refer to the TG-RFET device recently demonstrated physically in [12] and its 0.8V 14nm predictive Verilog-A model [11].

2.1. The Predictive Model Referenced

The predictive germanium nanowire model proposed in [11] is structurally compliant with the 14 nm FinFET process of the Intel [24] nanowire. Indeed, it is characterized by a channel thickness of 8 nm; a contacted poly pitch (CPP) of 70 nm; a fin pitch of 42 nm; an equivalent oxide thickness (EOT) of 0.8 nm; and a via size compliant with a metal 0 pitch of 56 nm. The structural features of the referenced model are those shown in Figure 1 for the TG-RFET device.

As further simulation parameters, the effective tunneling masses of electrons and holes were assumed to be $m_e = 0.08 \times m_0$ and $m_h = 0.044 \times m_0$. The work functions of the source and drain regions ($WSD = 4.34$ eV) as well as the work function of all gates ($WG = 4.33$ eV) guarantee a symmetric static drain current behavior for the n- and the p-configurations of the RFET at $VDD = 0.8$ V.

Dependence of the currents, capacities, and charges on the three potentials (VD/S , VPG , and VCG) were observed, assuming that the two program gates are short-circuited at the same potential VPG . The applied voltages VD , VPG , and VCG were swept from -1.3 V to $+1.3$ V at intervals of 50 mV, 50 mV, and 20 mV respectively. Ranges wider than the targeted power supply voltage of $VDD = 0.8$ V were referenced to account for over- and undershoots in circuit simulations.

The resulting simple SPICE Verilog-A model proposed in [11] is represented by a quasi-static voltage-controlled current source between the source and drain and the coupling between each gate, the channel, and its adjacent gates. The charge distribution inside the channel is estimated as the voltage-dependent sum of the charges distributed between the various terminals (QD/S , $QPG1$, QCG , $QPG2$, and QD/S).

The voltage-dependent charges Q (V) at each terminal are taken assuming quasi-static coupling, which is modeled using a simple coefficient matrix. Such a matrix approach allows for the evaluation of the current toward a node, as given in (1). There, $[I]$ is the vector of the current flowing into each terminal, and $[Q]$ is the charge at each terminal as a function of the applied voltages. Finally, $[S]$ is the coefficient matrix reported in (2), with the generic coefficient s_{ij} representing the coupling between the terminals i and j divided by the overall capacitance of j .

$$[I] = [S] \cdot \frac{\partial}{\partial t} [Q] \tag{1}$$

$$[S] = \begin{pmatrix} S_{GND,D} & S_{GND,PG1} & S_{GND,CG} & S_{GND,PG2} & S_{GND,S} \\ S_{D,D} & S_{D,PG1} & S_{D,CG} & S_{D,PG2} & S_{D,S} \\ S_{PG1,D} & S_{PG1,PG1} & S_{PG1,CG} & S_{PG1,PG2} & S_{PG1,S} \\ S_{CG,D} & S_{CG,PG1} & S_{CG,CG} & S_{CG,PG2} & S_{CG,S} \\ S_{PG2,D} & S_{PG2,PG1} & S_{PG2,CG} & S_{PG2,PG2} & S_{PG2,S} \\ S_{S,D} & S_{S,PG1} & S_{S,CG} & S_{S,PG2} & S_{S,S} \end{pmatrix} = \begin{pmatrix} 0.1621 & 0.1332 & 0.1260 & 0.1332 & 0.1621 \\ 0 & 0.2717 & 0.1799 & 0.1332 & 0.1135 \\ 0.3308 & 0 & 0.2571 & 0.1902 & 0.1621 \\ 0.2316 & 0.2717 & 0 & 0.2717 & 0.2316 \\ 0.1621 & 0.1902 & 0.2571 & 0 & 0.3308 \\ 0.1135 & 0.1332 & 0.1799 & 0.2717 & 0 \end{pmatrix} \tag{2}$$

The matrix model approach presented in [11] yields good agreement with TCAD simulations, achieving a mean square deviation of 0.055 on the drain current estimation. However, as a limitation, in its current form, this model is recommended only for the development of digital designs.

2.2. Sample RFET-Based Digital Circuits

The flexibility provided by RFETs at the transistor level enables the design of dynamically reconfigurable circuits, such as the NAND/NOR gate depicted in Figure 2a. It can be easily verified that with the signal $P = '0'$, the circuit of Figure 2a is configured as reported in Figure 2b, and it behaves like a two-input NOR gate. Conversely, with $P = '1'$, the circuit is configured as shown in Figure 2c, and it implements a two-input NAND gate.




Figure 2. An RFET-based NAND/NOR gate: (a) the circuit and its behavior when (b) $P = '0'$ and (c) $P = '1'$.

In Figure 3a, the reconfigurability of the RFETs is exploited to design a static, compact MG. In this case, the logic function does not change, but the circuit adapts itself to comply with different combinations of the inputs. Figure 3b,c illustrate the equivalent circuits and their behavior for $A = '0'$ and $A = '1'$. It is important to note that when $A \neq B$, the output signal of the MG is fed by C_{in} through the S/D terminals of one of the upper TG-RFETs, which therefore acts as a pass transistor. As a consequence, when multiple MGs are cascaded, as in the RCA illustrated in Figure 4, series-connected pass transistor RFETs negatively affect the computational time. The same is true for the conventional RFET-based multiplexer scheme. Therefore, when several multiplexers are cascaded, a detrimental effect on the propagation delay is observable. As shown in the following, the new MG presented here avoids such a detrimental effect, thus improving the global speed performance of the realized RCA.




Figure 3. A conventional RFET-based MG: (a) the circuit and its behavior for (b) $A = '0'$ and (c) $A = '1'$.




Figure 4. The n-bit RCA.

3. The Proposed Designs

Figure 4 depicts a simple n-bit RCA. With each FA using one MG and one XOR gate [7,11,13,20], the critical computational path goes through n cascaded MGs, i.e., n FAs. Figure 5 illustrates the 15-T TG-RFET-based FA proposed here. Obviously, when used at the non-LSB (NLSB) positions of the n-bit RCA, the FA receives both C_{in} and $\overline{C_{in}}$ from the previous FA, and the inverter in the dashed box is not necessary. It must be noted that the C_{in} entering the MG is connected to the CG terminals of the TG-RFETs. Differently, in the scheme used in [11], it is fed through the S/D terminals of the TG-RFETs, which

therefore act as pass transistors. Consequently, the carry propagation path consists of n series-connected RFETs which cause detrimental effects on the overall addition time.




Figure 5. The proposed RFET-based FA.

The computational delay and average static and dynamic power consumption of the proposed FA were evaluated through exhaustive simulations performed @10 GHz using inverters and an FA as driving and loading gates, respectively. The same setup was also used to analyze the RFET-based FA presented in [11] and a conventional CMOS mirror FA [24] designed using an 0.8 V 14 nm FinFET model [25]. All the circuits were designed, simulated, and analyzed using the design platform Cadence Virtuoso IC6.1.8.

Table 1 summarizes the comparison results, also reporting the number of FETs used and the estimated area occupancy.

Table 1. Results obtained for FAs.

FA	#FETs	Estimated Area [nm ²]	PStatic [W]	Pdyn [W]	Delay [ps]			
					Sum-AB	Cout-AB	Sum-Cin	Cout-Cin
Mirror CMOS	28	11,760	1.65×10^{-6}	6.25×10^{-6}	10.8	8.3	10.7	8
TG-FET [11]	14	14,504	1.23×10^{-9}	1.55×10^{-6}	7.5	40.7	11	28.5
New LSB	15	15,540	1.42×10^{-9}	1.69×10^{-6}	7.7	36.6	11.7	17.1
New NLSB	13	13,468	0.84×10^{-9}	1.29×10^{-6}	7.7	36.6	10.2	16.1

The conventional TG-FET FA [11] shows the worst carry propagation delay ($Cout-Cin$). Apart from the advantages intrinsically offered by TG-FETs in terms of power consumption and transistor utilization over the CMOS baseline, the new FAs exhibit a carry propagation delay ($Cout-Cin$) up to 43.5% lower than in [11]. As a drawback, in comparison with the CMOS design and the design in [11], the new FAs occupy 32% and 7% more area, respectively.

n -bit RCAs were then designed and characterized. To consider realistic operating conditions, in the adopted simulation setup, inverters were used as driving and loading gates.

The results obtained for the compared RCAs at various operands' word lengths are collected in Table 2. The latter shows that, apart from the net remarkable advantages achieved in terms of static and dynamic power consumption, power/energy savings and the reduction in the number of transistors exhibited by the new adder increase with n . In comparison with the TG-FET (CMOS) counterpart, with n varying from 4 to 32, the dynamic energy is $1.6 \times$ ($6.6 \times$), $3.3 \times$ ($66.9 \times$), $9.1 \times$ ($61.9 \times$), and $24 \times$ ($62.6 \times$) lower, whereas the number of transistors is reduced by 3.5% (27.7%), 5.4% (29%), 6.25% (29.7%), and 6.7% (30%), respectively. As a drawback, with n varying from 4 to 32, the area occupancy of the NRCA increases over the CMOS baseline by 18.9%, 16.7%, 15.6%, and 15%, respectively.

Table 2 shows that with n doubling, the worst addition time (i.e., C_n-C_0) of the CMOS and the new RCA almost doubles, whereas the C_n-C_0 delay of the TG-FET RCA [11] more than triples, thus leading to a more rapid performance decay versus the operand's bit-width. As expected, this is due to the carry propagation involving n cascaded pass-transistor RFETs. When performing the critical 32-bit addition, the internal carry signals, the sum bits, and the carry-out of the compared adders switch, as plotted in Figure 6.




Figure 6. Simulation results for the 32-bit adder: (a) CMOS; (b) TG-FET [11]; (c) new.

The EDP values reported in Table 2 summarize the above considerations. Indeed, the new adder achieves an energy–delay tradeoff of up to $29\times$ and $141\times$ higher than its CMOS and TG_FET counterparts.

Table 2. Results obtained for n -bit RCAs.

Adder	Tech.	n	#FETs	Estimated Area [nm ²]	PStatic [μ W]	Edyn [fJ]	Worst-Case Delay [ps]		EDP [J \times ps]
							S_{n-1} -C ₀	C_n -C ₀	
CMOS *	FinFet	4	112	47,040	6.32	2.1	44	33	92.4×10^{-15}
RCA * [11]	TG-FET	4	56	58,016	4.08×10^{-3}	0.51	102.2	106.5	54.3×10^{-15}
NRCA*	TG-FET	4	54	55,944	3.84×10^{-3}	0.32	75.1	85.2	27.3×10^{-15}
CMOS	FinFet	8	224	94,080	14.09	1023×10^{-3}	67.7	64.03	6.93×10^{-14}
RCA [11]	TG-FET	8	112	116,032	7.79×10^{-3}	50.86×10^{-3}	302	314.5	1.60×10^{-14}
NRCA	TG-FET	8	106	109,816	6.9×10^{-3}	15.28×10^{-3}	143.1	152.9	2.34×10^{-15}
CMOS	FinFet	16	448	188,160	29.52	3.9	130	126.4	5.07×10^{-13}
RCA [11]	TG-FET	16	224	232,064	18.24×10^{-3}	0.57	1000	1030	5.87×10^{-13}
NRCA	TG-FET	16	210	217,560	15.52×10^{-3}	0.063	299.2	309.4	1.95×10^{-14}
CMOS	FinFet	32	896	376,320	55.52	15.03	254.7	251	3.83×10^{-12}
RCA [11]	TG-FET	32	448	464,128	36.76×10^{-3}	5.76	3500	3670	2.11×10^{-11}
NRCA	TG-FET	32	418	433,048	30.72×10^{-3}	0.24	612.2	622.7	1.49×10^{-13}

* for the 4-bit RCA, Edyn is evaluated referring to all the operand combinations. For $n > 4$, Edyn is related to the input combination causing the worst-case delay; with $A = 0 \dots 0$ and $B = 1 \dots 1$, C_0 switches from 1 to 0.

4. Conclusions

This paper presents new adders that utilize RFETs to reach a notably reduced energy dissipation compared with conventional designs with a limited delay penalty, thus also achieving a significantly better energy–delay product. The strategy proposed here allows for the chain of series RFETs acting as pass transistors in a ripple-carry adder to be avoided. This significant result is achieved by adopting a simple modification in the conventional scheme of the Majority Gate function. Such a technique can be easily exploited in more complex arithmetic circuits, like parallel prefix adders and multipliers. A 32-bit adder designed as described here shows a worst-case delay of ~ 622 ps, which is ~ 6 times lower than that achieved by the conventional scheme, also showing a dynamic energy dissipation value reduced by $\sim 95\%$.

Author Contributions: Conceptualization, S.P., P.C. and F.S.; methodology, S.P., P.C. and F.F.; software, S.P.; validation, S.P., P.C. and F.S.; formal analysis, S.P. and P.C.; writing—original draft preparation, S.P. and P.C.; writing—review and editing, S.P., P.C., F.S. and F.F.; funding acquisition, S.P. and P.C. All authors have read and agreed to the published version of the manuscript.

Funding: The activity of F.S. was funded by the Ministero dell'Università e della Ricerca (PON Ricerca & Innovazione—Grant 1062_R24_INNOVAZIONE). The activity of S.P. was partially funded by the ICSC National Research Centre for High Performance Computing, Big Data and Quantum Computing within the Next Generation EU program.

Data Availability Statement: Data are contained within the article.

Conflicts of Interest: The authors declare no conflicts of interest.

References

- Bespalov, V.A.; Dyuzhev, N.A.; Yu Kireev, V. Possibilities and Limitations of CMOS Technology for the Production of Various Microelectronic Systems and Devices. *Nanobiotechnol. Rep.* **2022**, *17*, 24–38. [[CrossRef](#)]
- Hutchby, J.A.; Bourianoff, G.I.; Zhirnov, V.V.; Brewer, J.E. Extending the road beyond CMOS. *IEEE Circuits Devices Mag.* **2002**, *18*, 28–41. [[CrossRef](#)]
- Heinzig, A.; Slesazek, S.; Kreupl, F.; Mikolajick, T.; Weber, W.M. Reconfigurable silicon nanowire transistors. *Nano Lett.* **2012**, *12*, 119–124. [[CrossRef](#)] [[PubMed](#)]
- De Marchi, M.; Sacchetto, D.; Frache, S.; Zhang, J.; Gaillardon, P.-E.; Leblebici, Y.; De Micheli, G. Polarity control in double-gate gate-all-around vertically stacked silicon nanowire FETs. In Proceedings of the International Electron Devices Meeting, San Francisco, CA, USA, 10–13 December 2012.
- Heinzig, A.; Mikolajick, T.; Trommer, J.; Grimm, D.; Weber, W.M. Dually active silicon nanowire transistors and circuits with equal electron and hole transport. *Nano Lett.* **2013**, *13*, 4176–4418. [[CrossRef](#)] [[PubMed](#)]

6. Trommer, J.; Heinzig, A.; Baldauf, T.; Mikolajick, T.; Weber, W.M.; Raitza, M.; Völp, M. Reconfigurable Nanowire Transistors with Multiple Independent Gates for Efficient and Programmable Combinational Circuits. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany, 14–18 March 2016.
7. Gore, G.; Cadareanu, P.; Giacomini, E.; Gaillardon, P.-E. A Predictive Process Design Kit for Three-Independent-Gate Field-Effect Transistors. In Proceedings of the IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Cuzco, Peru, 6–9 October 2019.
8. Mikolajick, T.; Galderis, G.; Simon, M.; Rai, S.; Kumar, A.; Heinzig, A.; Weber, W.M.; Trommer, J. 20 Years of reconfigurable field-effect transistors: From concepts to future applications. *Solid State Electron.* **2021**, *186*, 108036. [[CrossRef](#)]
9. Sun, B.; Richstein, B.; Liebisch, P.; Frahm, T.; Scholz, S.; Trommer, J.; Mikolajick, T.; Knoch, J. On the Operation Modes of Dual-Gate Reconfigurable Nanowire Transistors. *IEEE Trans. Electron Devices* **2021**, *68*, 3684–3689. [[CrossRef](#)]
10. Mikolajick, T.; Galderisi, G.; Rai, S.; Simon, M.; Bockle, R.; Sistani, M.; Cakirlar, C.; Bhattacharjee, N.; Mauersberger, T.; Heinzig, A.; et al. Reconfigurable field effect transistors: A technology enablers perspective. *Solid-State Electron.* **2022**, *194*, 108381. [[CrossRef](#)]
11. Quijada, J.N.; Baldauf, T.; Rai, S.; Heinzig, A.; Kumar, A.; Weber, W.M.; Mikolajick, T.; Trommer, J. Germanium Nanowire Reconfigurable Transistor Model for Predictive Technology Evaluation. *IEEE Trans. Nanotechnol.* **2022**, *21*, 728–736. [[CrossRef](#)]
12. Böckle, R.; Sistani, M.; Lipovec, B.; Pohl, D.; Rellinghaus, B.; Lugstein, A.; Weber, W.M. A top-down platform enabling Ge based reconfigurable transistors. *Adv. Mater. Technol.* **2022**, *7*, 2100647. [[CrossRef](#)]
13. Amaru, L.; Gaillardon, P.-E.; De Micheli, G. Efficient Arithmetic Logic Gates Using Double-Gate Silicon Nanowire FETs. In Proceedings of the IEEE 11th International New Circuits and Systems Conference (NEWCAS), Paris, France, 16–19 June 2013.
14. Tang, X.; Zhang, J.; Gaillardon, P.-E.; De Micheli, G. TSPC Flip-Flop Circuit Design with Three-Independent-Gate Silicon Nanowire FETs. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne, VIC, Australia, 1–5 June 2014.
15. Raitza, M.; Kumar, A.; Völp, M.; Walter, D.; Trommer, J.; Mikolajick, T.; Weber, W.M. Exploiting transistor-level reconfiguration to optimize combinational circuits. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), Lausanne, Switzerland, 27–31 March 2017.
16. Rai, S.; Trommer, J.; Raitza, M.; Mikolajick, T.; Weber, W.M.; Kumar, A. Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors. *IEEE Trans. VLSI Syst.* **2019**, *27*, 560–572. [[CrossRef](#)]
17. Sharifi, M.M.; Rajaei, R.; Cadareanu, P.; Gaillardon, P.-E.; Jin, Y.; Niemier, M.; Hu, X.S. A Novel TIGFET-based DFF Design for Improved Resilience to Power Side-Channel Attacks. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 9–13 March 2020.
18. Galderisi, G.; Mikolajick, T.; Trommer, J. Reconfigurable Field Effect Transistors Design Solutions for Delay-Invariant Logic Gates. *IEEE Embed. Syst. Lett.* **2022**, *14*, 107–110. [[CrossRef](#)]
19. Rai, S.; Tempia Calvino, A.; Riener, H.; De Micheli, G.; Kumar, A. Utilizing XMG-Based Synthesis to Preserve Self-Duality for RFET-Based Circuits. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **2023**, *42*, 914–927. [[CrossRef](#)]
20. Kavand, N.; Darjani, A.; Rai, S.; Kumar, A. Design of Energy-Efficient RFET-Based Exact and Approximate 4:2 Compressors and Multipliers. *IEEE Trans. Circuits Syst.-II Express Brief* **2023**, *70*, 3644–3648. [[CrossRef](#)]
21. Saravanan, R.; Bavikadi, S.; Rai, S.; Kumar, A.; Dinakarrao, S.M.P. Reconfigurable FET Approximate Computing-based Accelerator for Deep Learning Applications. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, USA, 21–25 May 2023.
22. Dimitrakopoulos, G.; Papachatzopoulos, K.; Paliouras, V. Sum Propagate Adders. *IEEE Trans. Emerg. Top. Comput.* **2021**, *9*, 1479–1488. [[CrossRef](#)]
23. Weste, N.H.E.; Eshraghian, K. *Principles of CMOS VLSI Design—A Systems Perspective*; Addison-Wesley: Boston, MA, USA, 1993.
24. Natarajan, S.; Agostinelli, M.; Akbar, S.; Bost, M.; Bowonder, A.; Chikarmane, V.; Chouksey, S.; Dasgupta, A.; Fischer, K.; Fu, Q.; et al. A 14 nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm^2 sram cell size. In Proceedings of the 2014 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 15–17 December 2014; pp. 3.7.1–3.7.3.
25. Available online: <https://ptm.asu.edu/modelcard/PTM-MG/modelfiles/Istp> (accessed on 20 July 2023).

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.